11 days old

Principal ASIC/FPGA Verification Engineer - UVM


Job Title: PrincipalASIC/FPGA Verification Engineer - UVM 
Job Code: SAS20202004-44574
Job Locations: Palm Bay-FL, Colorado Springs-CO, Alpharetta-GA, Mt. Prospect-IL, Wilmington-MA, Van Nuys-CA, San Diego-CA, or Nashua-NH

Job Description:
Are you ready to take your career to new heights by joining us as an ASIC/FPGA Verification Engineerat one of our many locations?

Do you want to be part of a culture that values diverse ideas, perspectives, experiences, backgrounds and lifestyles?

Essential Functions:

  • Create self-checking and reusable test benches from.
  • Develop functional coverage models and close code coverage.
  • Use UVM methodologies to create drivers, monitors, predictors, and scoreboards.
  • Work directly with HW/software supporting lab integration and complete testing/qualification of a deliverable system.
  • Work independently to develop test bench solutions.


    • BS Degree in electrical/computer engineering and 12+ years of professional relevant experience, OR, a Masters in electrical/computer engineering and 10+ years of professional relevant experience.
    • Experience in the verification of ASICs / FPGAs.
    • Experience with modern verification methodologies like UVM, OVM or VMM.

      Preferred Additional Skills:

      • FPGA design process
      • C/C++ and/or System Verilog
      • Scalable simulation/verification environments
      • Inheritance, Polymorphism, etc.
      • Constrained Random Verification
      • Altera and/or Xilinx FPGA’s
      • Vivado and/or Quartus tool suite.
      • bash/csh, Perl, Python, etc.
      • SVN, GIT
      • Linux Environments
      • Packet-based protocols (PCI Express etc.)
      • Network-centric designs (Ethernet, IP, FC)
      • High speed memory interfaces (DDRx)
      • Code coverage, functional coverage, assertions
      • Debug of design issues and corner cases
      • Out of box ideas to make designs more robust.
      • Work in a team environment with Hardware, Software and Systems Engineering
      • Secret or TS/SCI Secret security clearance.


Posted: 2020-05-18 Expires: 2020-06-17

Before you go...

Our free job seeker tools include alerts for new jobs, saving your favorites, optimized job matching, and more! Just enter your email below.

Share this job:

Principal ASIC/FPGA Verification Engineer - UVM


Join us to start saving your Favorite Jobs!

Sign In Create Account
Powered ByCareerCast